Login | Register
Login | Register

My pages Projects SunSource.net openCollabNet
OpenSPARC.net >  OpenSPARC Contrib Project

OpenSPARC Contributed Project

Welcome to the OpenSPARC Contributed Project. Our Goals are:

  • To provide a place for the community to share their contributions with other members of the community.
  • For smaller contributions that may not required the overhead of having their own dedicated project.

Please use our OpenSPARC Forum. for any questions, help or other discussions.

To join this project, Observer role access will be granted. First, register for an account. Then request membership in the contrib project as an observer. Here are the steps to access the CVS tree

Here's the first of the contributions.

OpenSPARC T2 OVA Properties for TLU

Download Source
Download

Browse  Source
Browse

This archive file contains a set of properties written in Open Vera Assertions (OVA) that was used to verify the Trap Logic Unit (TLU) of the OpenSPARC T2 processor. Also included are setup files needed to run formal verification on these properties using Magellan: a formal verification tool from Synopsys.

Note: that people also need to download the RTL source for the TLU in order to run these properties.

OpenSPARC T1 Processor 65 nm synthesis

Download Source
Download

Browse  Source
Browse

Professor Jose Renau from University of California at Santa Cruz has contributed his 65 nm synthesis work to the OpenSPARC community. His scripts takes the OpenSPARC T1 RTL as input and synthesizes them to gates using Synopsys Design Compiler. The target synthesis library and timing constraints can be easily customized. The script reports all design metrics such as timing, area after generating gate level netlist. Using TSMC technology available to Universities from Synopsys, the design can be run at 950 MHz with no caches. The FPU unit can be compiled to run slightly over 1 GHz. The total cell count including combinational and sequential logic is about 130 K and the design area is about 0.3 square-mm with no caches or register files.

There are three files included, which are:

  • project_io_cfg.scr : This script sets the project specific configurations such as clock speed, io constraints.
  • target_lib.scr : This scripts sets the synthesis target libraries.
  • run.scr : This is the script with actual synthesis commands.